

INVENTOR INFORMATION

Inventor One Given Name:: Gurtej
Family Name:: Sandhu
Postal Address Line One:: 2964 East Parkriver Drive
City:: Boise
State or Province:: Idaho
Country:: USA
Postal or Zip Code:: 83706
City of Residence:: Boise
State or Province of Residence:: Idaho
Country of Residence:: USA
Citizenship Country:: UK
Inventor Two Given Name:: Anand
Family Name:: Srinivasan
Postal Address Line One:: 670 South Clearwater #201
City:: Boise
State or Province:: Idaho
Country:: USA
Postal or Zip Code:: 83712
City of Residence:: Boise
State or Province of Residence:: Idaho
Country of Residence:: USA
Citizenship Country:: India
Inventor Three Given Name:: Ravi
Family Name:: Iyer
Postal Address Line One:: 5600 South Fuchsia
City:: Boise
State or Province:: Idaho
Country:: USA
Postal or Zip Code:: 83705
City of Residence:: Boise
State or Province of Residence:: Idaho
Country of Residence:: USA
Citizenship Country:: India

CORRESPONDENCE INFORMATION

Name Line One:: Bradley K. DeSandro
Name Line Two:: WOREMAN, NYDEGGER & SEELEY
Address Line One:: 1000 Eagle Gate Tower
Address Line Two:: 60 East South Temple
City:: Salt Lake City
State or Province:: Utah
Country:: USA
Postal or Zip Code:: 84111
Telephone One:: 801-532-9800
Fax One:: 801-328-1707
Electronic Mail One:: phuft@wnspat.com

APPLICATION INFORMATION

Title Line One:: INTERLEVEL DIELECTRIC STRUCTURE
Total Drawing Sheets:: 5
Formal Drawings?:: Yes
Application Type:: Utility
Docket Number:: 11675.76.3
Secrecy Order in Parent Appl.?:: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 22901
Registration Number One:: 34521

CONTINUITY INFORMATION

This application is a:: DIVISION OF
> Application One:: 08/677,514
Filing Date:: 07-10-1996

Source:: PrintEFS Version 1.0.1

Express Mailing Label No. EL 569 075 038 US

Docket No. 11675.76.3

UNITED STATES PATENT APPLICATION

of

GURTEJ S. SANDHU

ANAND SRINIVASAN

and

RAVI IYER

for

INTERLEVEL DIELECTRIC STRUCTURE

1 The increasing density of integrated circuits has resulted in unneeded capacitance
2 between metal lines in an integrated circuit due to metal line coupling capacitance. The
3 unneeded capacitance slows circuit performance by causing too much buildup of charge
4 where none is needed, thus slowing the buildup of charge at circuit elements where it is
5 needed.

6 One way to decrease unneeded capacitance between metal lines in an integrated
7 circuit is to decrease the dielectric constant of the material between them. Silicon dioxide,
8 the material of choice for interlevel dielectrics, has a relatively high dielectric constant.
9 Replacing silicon dioxide with a material having a lower dielectric constant would thus
10 provide reduced capacitance. Useable materials having a low dielectric constant (e.g. less
11 than about 3.6.) are generally much less stable than silicon dioxide and are thus unable to
12 reliably protect the metal lines, and are unable withstand further processing.

13 One way to gain some of the benefits of low dielectric constant materials is shown
14 in Figure 1. Figure 1 is a partial cross section of a partially formed integrated circuit
15 device. A substrate or lower layer 12 has a first dielectric layer 14 comprised of a traditional
16 dielectric material such as silicon dioxide. Lines of conductive material 16, typically metal,
17 overlie first dielectric layer 14. A material with a dielectric constant lower than that of
18 silicon dioxide 18 is located in between lines of conductive material 16. Lines of conductive
19 material 16 together with low dielectric constant dielectric material 18 are covered by a
20 second dielectric layer 21 comprised of a traditional dielectric material such as silicon
21 dioxide. Second dielectric layer 21 together with first dielectric layer 14 isolate low
22 dielectric constant dielectric material 18 from other portions of the integrate circuit. Second
23 dielectric layer 21 allows further processing, including formation of contact holes for
24 contacting lines of conductive material 16 such as contact hole 46 without exposing

While the structure shown in Figure 1 results in decreased capacitance between adjacent pairs of metal lines, further decrease is needed to allow increasing miniaturization and high speed operation of ever denser integrated circuits.

AN. NYDEGGER & SHELLEY

THE UNIVERSITY OF CHICAGO
 LIBRARY
 540 EAST 57TH STREET
 CHICAGO, ILL. 60637

SUMMARY OF THE INVENTION

In accordance with the present invention, an interlevel dielectric structure includes first and second dielectric layers between which are located lines of a conductive material with a dielectric material in spaces between the lines of conductive material, with the lower surface of the dielectric material extending lower than the lower surface of lines of conductive material adjacent thereto, and the upper surface of the dielectric material extending higher than the upper surface of lines conductive material adjacent thereto, thus reducing fringe and total capacitance between the lines of conductive material. The dielectric material, which has a dielectric constant of less than about 3.6, does not extend directly above the upper surface of the lines of conductive material, allowing formation of subsequent contacts down to the lines of conductive material without exposing the dielectric material to further processing.

A preferred method for forming the interlevel dielectric structure includes providing an additional layer on a conductive layer on a first dielectric layer, then patterning both the additional layer and the conductive layer with an over etch into but not through the first dielectric layer, to form conductive lines with spaces therebetween. A dielectric material is then deposited to fill the spaces and is then etched or chemically mechanically polished back to the additional layer on the conductive layer. The additional layer on the conductive layer is then optionally removed before a second dielectric layer is deposited over all.

Another preferred method for forming the interlevel dielectric structure includes providing a conductive layer on a first dielectric layer, then patterning the conductive layer with an over etch into but not through the first dielectric layer to form conductive lines with spaces therebetween. An additional layer is then deposited by a method providing poor step

The additional layer is then optionally etched, and a dielectric material is then

1 polished back to the additional layer. The additional layer is then optionally removed before
2 a second dielectric layer is deposited over all.

3 Yet another preferred method for forming the interlevel dielectric structure includes
4 providing a metal layer on a first dielectric layer, then patterning the metal layer with an over
5 etch into but not through the first dielectric layer to form metal lines with spaces
6 therebetween. A thin layer of silicon dioxide is then deposited by a method providing
7 preferential deposition on the upper surfaces of the metal lines. The thin layer of silicon
8 dioxide is then optionally etched, and a dielectric material is then deposited to fill the spaces
9 and is then etched or chemically mechanically polished back. A second dielectric layer is
10 then deposited over all.

11 The above briefly described methods allow reliable formation of a desired interlevel
12 dielectric structure, which structure provides reduced total capacitance between adjacent
13 conductive lines needed for further miniaturization of integrated circuits.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

Figure 9 is a cross section of the structure shown in Figure 8 after further processing, having a structure formed by a method of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention introduces an interlevel dielectric structure having a dielectric material between conductive lines with a lower surface of the dielectric material below a lower surface of the conductive lines, and an upper surface of the dielectric material above an upper surface of the conductive lines. The present invention also provides various methods for constructing the inventive structure. Because silica glass is used extensively in this art as a dielectric, and its dielectric constant is about 3.8, we define the interlevel dielectric material as one having a dielectric constant below about 3.6, preferably below about 2.9, and most preferably below about 2.2.

A preferred embodiment of the structure of the present invention is shown in Figure 2. A substrate or underlying layer(s) 12 of a semiconductor device is overlaid with a first dielectric layer 14, typically comprised of silicon dioxide, and having an upper surface 22. Lines of conductive material 16 with spaces therebetween extend (perpendicular to the plane of Figure 2) along upper surface 22 of first dielectric layer 14. Each of the lines of conductive material 16 has a lower surface 24 and an upper surface 26, with lower surfaces 24 being in contact with upper surface 22 of first dielectric layer 14. Lines of conductive material 16 are typically metal such as aluminum or copper, but may be comprised of other conductive materials such as polysilicon, aluminum, copper, tungsten, and multiple layers of TiN-Al TiN, TiN-Al-Ti, W-TiN-Ti, or any combinations thereof.

A second dielectric layer 20 overlies lines of conductive material 16, with a lower surface 28 of second layer of dielectric material 20 being in contact with upper surfaces 26 of lines of conductive material 16.

Dielectric material 17, comprised of polytetrafluoroethylene (PTFE) or other suitable material, is located in the spaces between lines of conductive material 16. Dielectric

1 material 16 adjacent thereto, and a lower surface 30 lower than the lower surfaces 24 of lines
2 of conductive material 16 adjacent thereto.

3 The extension of dielectric material 17 below and above lines of conductive material
4 16 significantly reduces capacitance between adjacent pairs of lines of conductive material
5 16.

6 The electric field formed by a potential difference applied across an adjacent pair of
7 lines of conductive material 16 is strongest in a direct line and centrally between the adjacent
8 pair, such as along dashed line N in Figure 2. But the electric field so formed also extends
9 to a fringe area not in a direct line between the adjacent pair, such as along dashed line F in
10 Figure 2. The field in this area, called the fringe, is associated with a portion of the total
11 capacitance, the portion called herein "fringe capacitance," between the adjacent pair.

12 The portion of the total capacitance included in fringe capacitance increases as
13 aspect ratio (height/width) of lines of conductive material 16 decreases, and can be a
14 significant fraction of total capacitance at low aspect ratios. The extension of dielectric
15 material 17 below and above lines of conductive material 16 provides a low dielectric
16 material in the fringe areas of the electric field, thus reducing fringe capacitance and total
17 capacitance accordingly.

18 While dielectric material 17 extends below and above lines of conductive material
19 16, it does not extend directly over surface 26 or under surface 24. This allows formation
20 of contact holes such as contact hole 48 without exposing dielectric material 17 to processing
21 agents that could degrade dielectric material 17 or upper surface 26 at contact hole 48.

22 The above structure and variations thereon may be formed in a variety of ways,
23 presently preferred examples of which will be described below.

One embodiment of each of the various structures of the present invention includes

1 etched partially with the same pattern. Next, an additional layer is deposited over the
2 patterned metal layer by a deposition method having poor step coverage.

3 The results of the above steps are shown in Figure 5. First dielectric layer 14 has
4 been formed on substrate or underlying layer 12, and a conductive layer has been deposited
5 and patterned, leaving lines of conductive material 16. Additional layer 38 has been
6 deposited by a deposition method having poor step coverage. This results in additional layer
7 38 being formed substantially only on the upper surfaces of lines of conductive material 16
8 as shown.

9 If additional layer 38 is comprised of a suitable dielectric material, the further
10 process steps may proceed as before, with deposition and partial top-down removal of
11 dielectric material 17 and deposition of second dielectric layer 21, resulting in the structure
12 shown in Figure 7. The remaining portions of additional layer 38 are incorporated into the
13 inventive structure as shown, so that the remaining portion of additional layer 38 in Figure
14 5 together with second dielectric layer 21 in Figure 7, correspond to the depiction seen in
15 Figure 2 as second dielectric layer 20.

16 Silicon dioxide is the currently preferred material for additional layer 38, with
17 deposition by a silane and oxygen plasma enhanced chemical vapor deposition (PECVD)
18 being the preferred poor step coverage deposition method.

19 Figure 6 illustrates an optional etch step that may be included immediately after
20 deposition of additional layer 38 to remove lateral buildup of additional layer 38. The
21 preferred etch is a facet etch, and is preferably performed in an argon or an argon-plus-
22 fluorine based plasma. In a facet etch, additional layer 38 is etched slower at a top surface
23 thereof than it is etched at a corner thereof which connects the top surface to a lateral surface
24 thereof. The facet etch has the effect of removing substantially all of the lateral buildup

1 at the base of the lines of conductive material 16 and first dielectric layer 14 interface. A
 2 continuous but thin lateral layer of additional layer 38 also deposits down the sides of lines
 3 of conductive material 16. Further processing as above then results in a structure like that
 4 which is shown in Figure 4, with the remaining portions of layer of additional material 36
 5 corresponding to the remaining portions of additional layer 38. The redeposited fraction of
 6 additional material 38, however, remains thinly on the sides of lines of conductive material
 7 16 and first dielectric layer 14.

8 If additional layer 38 is not a dielectric, or is otherwise not suitable to remain in
 9 place in the inventive structure, then additional layer 38 is removed by an appropriate process
 10 immediately before the deposition of second dielectric layer 21. This alternative additional
 11 process step results in a structure that is like that shown in Figure 2.

12 In yet another presently preferred method for forming a structure of the present
 13 invention, a first dielectric layer is provided over a substrate or an underlying layer, then a
 14 metal layer is deposited and patterned to form metal lines over the first dielectric layer.
 15 During patterning of the metal layer, the metal layer is over etched such that the first
 16 dielectric layer is etched partially with the same pattern. A thin silicon dioxide layer is then
 17 deposited conformably over the metal lines by a deposition process that deposits
 18 preferentially on the upper surface of the metal lines.

19 The above process results generally in the structure shown in Figure 8. First
 20 dielectric layer 14 is formed on substrate 12. Metal lines in the preferred form of aluminum
 21 lines 40 have been formed on first dielectric layer 14, and first dielectric layer 14 has been
 22 over etched in the same pattern as aluminum lines 40. A titanium nitride film 42 from a
 23 photolithography process used to pattern aluminum lines 40 remains on the upper surface of
 24 aluminum lines 40. While not required, inclusion of titanium nitride film 42 is presently

1 The preferred deposition process for selectively depositing a thin silicon dioxide
2 layer 44 is an ozone based TEOS process, which preferentially deposits on TiN over silicon
3 dioxide. Preferably, silicon dioxide layer 44 will be deposited only on titanium nitride
4 film 42 and not on the sidewall of aluminum lines 40 as shown in Figure 8.

5 After deposition of silicon dioxide layer 44, the process may continue as with the
6 other above processes by deposition and partial removal of a dielectric material 17, followed
7 by deposition of second dielectric layer 21, resulting in the structure shown in Figure 9.
8 Silicon dioxide layer 44 is incorporated into the inventive structure as shown, so that silicon
9 dioxide layer 44 together with second dielectric layer 21 correspond to the depiction seen in
10 Figure 2 as second dielectric layer 20.

11 As an alternative process step, an etch such as a facet etch in an argon or an argon-
12 plus-fluorine based plasma may be performed on silicon dioxide layer 44 after the deposition
13 thereof.

14 The present invention may be embodied in other specific forms without departing
15 from its spirit or essential characteristics. The described embodiments are to be considered
16 in all respects only as illustrated and not restrictive. The scope of the invention is, therefore,
17 indicated by the appended claims and their combination in whole or in part rather than by the
18 foregoing description. All changes which come within the meaning and range of equivalency
19 of the claims are to be embraced within their scope.

20 What is claimed and desired to be secured by United States Letters Patent is:
21
22
23
24